



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/699,707	11/03/2003	Antonio F. Mondragon-Torres	TI-35731	3525
23494 7590 10/01/2007 TEXAS INSTRUMENTS INCORPORATED P O BOX 655474, M/S 3999 DALLAS, TX 75265			EXAMINER LEE, SIU M	
			ART UNIT 2611	PAPER NUMBER
			NOTIFICATION DATE 10/01/2007	DELIVERY MODE ELECTRONIC

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

uspto@ti.com
uspto@dlemail.itg.ti.com

Office Action Summary

Application No.

10/699,707

Applicant(s)

MONDRAGON-TORRES ET AL.

Examiner

Siu M. Lee

Art Unit

2611

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 20 July 2007.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-22 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-4, 6, 7, 9, 10, 16, 17 and 19-22 is/are rejected.
- 7) ☒ Claim(s) 5, 8, 11-15, 18 is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 03 November 2003 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
- ☐ Certified copies of the priority documents have been received.
 - ☐ Certified copies of the priority documents have been received in Application No. _____.
 - ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- ☒ Notice of References Cited (PTO-892)
- ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- ☐ Information Disclosure Statement(s) (PTO/SB/08)
Paper No(s)/Mail Date _____.
- ☐ Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____.
- ☐ Notice of Informal Patent Application
- ☐ Other: _____.

DETAILED ACTION

Response to Remarks

1. Applicant's arguments, see page 9, filed 7/20/2007, with respect to objection to the specification have been fully considered and are persuasive. The objection of the specification has been withdrawn.
2. Applicant's arguments, see page 9, filed 7/20/2007, with respect to objection to the drawing have been fully considered and are persuasive. The objection of the drawing has been withdrawn.
3. Applicant's arguments, see page 9, filed 7/20/2007, with respect to objection to claim 17 have been fully considered and are persuasive. The objection of claim 17 has been withdrawn.
4. Applicant's arguments, see page 9, filed 7/20/2007, with respect to the double patenting rejection of claims 1-8, 17, 19, 20, and 22 have been fully considered and are persuasive because the copending application 11/105,755 has been abandoned and under petition to revive. The double patenting rejection of claims 1-8, 17, 19, 20, and 22 has been withdrawn. However, when the copending application is revived, the double patenting application will be applicable and reinstated.
5. Applicant's arguments filed 7/20/2007 have been fully considered but they are not persuasive.

With respect to claims 1, 10, and 17:

Applicant's argument:

Ueda (US 5,644,597) is silent as the configuration of the operational blocks interconnected to the equalizers and Liang et al. (US 2003/0133424) is silent as to configuration of the operational blocks interconnected to the equalizers.

Examiner's response:

Ueda discloses the configuration of the selecting circuit 185 to connect to either the equalized output memory 178 or the equalized output memory 183 based on the comparison result in the comparator 184 (column 48, lines 59-61), also, the comparator will generate a stop signal to the equalizers branch when the equalizer is not being selected (column 36, lines 13-19).

Liang et al. discloses an intelligent cluster analyzer 505 in figure 5 that provide input and to the C multiple time alignment and despreader 510, the C multiple time alignment and despreader 510 use the input for processing.

With respect to claim 10, the limitation of "configuration of the operational blocks interconnected to the equalizer" is not in the claim.

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

2. Claims 1, 2, 3, 4, 6, 10, 16, 17, 19, 20, 22 are rejected under 35 U.S.C. 102(b) as being anticipated by Ueda (US 5,644,597).

(1) Regarding claim 1:

Ueda discloses an apparatus comprising:

two or more adaptive equalizers (adaptive equalizer 159, 102, 165 and 168 in figure 13);

a plurality of operational blocks that interconnect the adaptive equalizers (received-signal memory 110 and 117 and controller 171, square error integrated circuit 160, 163, 166, 169, equalized-output memory 161, 164, 167, 170, 173); and

a control mechanism that configures the adaptive equalizers and operational blocks according to different signal delay profiles (the comparator 172 compares the sum of squared error values SE12, SE22, SE32, SE42 and selection signal to the equalized-output memory 161, 164, 167, 170 and configure the equalizers and equalized output memory so that a selected signal will be output in the terminal 126, figure 13, column 45, lines 5-51).

(2) Regarding claim 2:

Ueda further disclose a second control mechanism that disables at least one of said plurality of operational blocks according to the different signal delay profiles (the comparator outputs the result of selector to the selecting circuit and outputs a stop signal to each of the remaining three adaptive equalizers which have not been selected, column 36, lines 13-19).

(3) Regarding claim 3:

Ueda further discloses wherein each of said two or more adaptive equalizers comprise a computational resource (the decision feedback adaptive equalizer 175, 180

and linear adaptive equalizers 176, 181 read data from the received-signal memory 110 and 117 and estimate characteristics of a channel using UW11 as described in the paragraph of the operation of the equalizer shown in fig. 15, column 47, lines 11-30 and column 1, lines 40-67).

(4) Regarding claim 4:

Ueda further discloses wherein the computation resource comprises at least one item selected from the group consisting of a summer, a conjugation block, a multiplier, and a divider (with respect to figure 15, there are adder 3 and 5, column 1, lines 40-67).

(5) Regarding claim 6:

Ueda discloses wherein said operational blocks comprise at least one item selected from the group consisting of: a signal regenerator; a delay line; and a summer (among the operational block listed in claim 1, the delay measuring circuit 174 and 179 contains a correlator to correlate the unique word (UW) with the received signal, it is inherent that a correlator would comprise a summer, column 46, lines 51-54).

(6) Regarding claim 10:

Ueda discloses receiving a multi-path signal profile (abstract, lines 2-4); determining attributes of the multi-path signal profile (a plurality of delay measuring circuits each supplied with each detected signal as input and for detecting a multi-path propagation characteristics of a channel, column 14, lines 47-50); and operating two or more adaptive equalizers, computational resources of the two or more adaptive equalizers, and operational blocks interconnecting said two or more adaptive equalizers according to said attributes of the multi-path signal profile (means for selecting one of

Art Unit: 2611

the equalized outputs produced from the plurality of decision feedback adaptive equalizers or one of equalized outputs produced from the plurality of linear adaptive equalizers based on the results measured by the delay measuring circuits and setting the selected one equalized output as a final equalized output, whereby the adaptive equalizers which are expected to show better performance than that of the other with respect to the multi-path propagation characteristics measured by the respective delay measuring circuits, are activated every branches to thereby produce equalized outputs for every branches and characteristics of the equalized outputs produced every branches are thereafter compared to thereby set the output of the adaptive equalizer which is best in equalization characteristic as a final equalized output from the result of comparison, column 14, lines 50-65).

(7) Regarding claim 16:

Ueda further discloses that disabling at least one selected from the group: adaptive equalizer; operational block; and computational resource (the performance of the plurality of decision feedback adaptive equalizers and those of the plurality of linear adaptive equalizers are respectively compared to thereby set the output of one of the adaptive equalizers, which is best in equalization characteristic, as a final equalized output from the result of comparison, and the remaining adaptive equalizers are deactivated, column 12, lines 41-48).

(8) Regarding claim 17 (the examiner interpreted "the signal profile" as "a signal profile" in line 7 of claim 17):

Ueda discloses a system comprising two or more adaptive equalizers (adaptive equalizer 127, 130, 133, 136 in figure 11); a plurality of operational blocks (received-signal memory 110 and 117 and square error integrated circuits 128, 131, 134, 137, equalized-output memory 129, 132, 135, 138 and comparator 139, and selecting circuit 140 in figure 11); means for selectively interconnecting the two or more adaptive equalizers and the plurality of operational blocks (the comparator 139 compares the results outputted from the equalized square error integrating circuit 128, the equalized square error integrating circuit 131, the equalized square error integrating circuit 134 and the equalized square error integrating circuit 137. Next, the comparator 139 selects the adaptive equalizer that is expected to have the minimum sum of equalized square errors, i.e., to have the best performance with respect to its burst. Thereafter, the comparator 139 outputs the result of selection to the selecting circuit 140 and outputs a stop signal to each of the remaining three adaptive equalizers that have not been selected. These adaptive equalizers stop the equalization of the remaining random data corresponding to the same burst in response to the stop signal, column 36, lines 6-19); and means for configuring the two or more adaptive equalizers and operational blocks according to attributes of the signal profile (the decision feedback adaptive equalizer which shows excellent performance under frequency selective fading in which a delay time interval of a delay wave is long and the linear adaptive equalizer which shows excellent performance under frequency selective fading in which a delay time interval of a delay wave is short and fading in which a delay wave does not exist, therefore, when the comparator 172 compares the square error values of each adaptive equalizer, it is

Art Unit: 2611

comparing according to the signal profile of the incoming signal and from the comparison, decide which adaptive equalizer to use and which adaptive equalizer to deactivate, column 15, lines 16-23, the comparator 172 compares the sum of squared error values SE12, SE22, SE32, SE42 and selection signal to the equalized-output memory 161, 164, 167, 170 and configure the equalizers and equalized output memory so that a selected signal will be output in the terminal 126, figure 13, column 45, lines 5-51).

(9) Regarding claim 19:

Ueda discloses the system comprises means for disabling at least one of the pluralities of operational blocks according to said attributes of the signal profile (the comparator 172 outputs a stop signal to each of the remaining three adaptive equalizers which have not been selected, column 36, lines 13-17).

(10) Regarding claim 20:

Ueda discloses the system comprises means for disabling a computational resource of at least one of the two or more adaptive equalizers according to said attributes of the signal profile (the comparator 172 outputs a stop signal to each of the remaining three adaptive equalizers which have not been selected, column 36, lines 13-17).

(11) Regarding claim 22:

Ueda discloses the system wherein the attributes of the signal profile comprise at least one selected from the group consisting of: a number of antennas that transmitted the multi-path signal; a length of the multi-path signal profile; an amount of energy in a

single sub-signal of the multi-path signal; an amount of capturable energy by a number of adaptive equalizers; and a number of energy clusters (Ueda discloses the attributes of the signal profile comprises a length of the multi-path signal profile, there is a method of activating the linear adaptive equalizer 176 if the maximum delay time of the delay wave is less than or equal to 0.35 symbol and of activating the decision feedback adaptive equalizer 175 if the maximum delay time is more than or equal to 0.35 symbol, column 46, line 64 – column 47, line 2).

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

4. Claims 1, 7 and 10 are rejected under 35 U.S.C. 102(e) as being anticipated by Liang et al. (US 2003/0133424 A1).

(1) Regarding claim 1:

Liang et al. discloses an apparatus comprising:

two or more adaptive equalizers (a plurality of adaptive equalizers 508A – 508C in figure 5, paragraph 0074, lines 3-5);

a plurality of operational blocks that interconnect the adaptive equalizers (the cell searcher 502 processes the input, and is connected and provides input to the code

generator 504, the code generator 504 processes the input and in turn is connected and provides input to the power delay profile estimator 503, multiple short equalizers (SE) 508 and multiple time-alignment and despreader modules (TADs) 510, the power delay profile estimator 503 processes all inputs and is connected and provides input to the intelligent cluster analyzer 505, which in turn process all inputs and is connected and provides input to the multiple SEs 508 and multiple TADs 510 paragraph 0074); and

a control mechanism that configures the adaptive equalizers and operational blocks according to different signal delay profiles (as discloses in fig. 10-12, with reference to different power delay profiles (hilly terrain, typical urban, equalization test), the intelligent cluster analyzer 505 generates information regarding the number of SEs 508, and the filter length and the reference timing of the SEs 508, paragraph 0094, lines 1-6, also the intelligent cluster analyzer 505 generate inputs to the C time alignment and despreader 510 as shown in figure 5, paragraph 0074, lines 16-50).

(2) Regarding claim 7:

Liang et al. discloses wherein the different signal delay profiles comprise at least one multi-path signal profile selected from the group consisting of: sub-signals that arrive to the apparatus in consecutive chip time units; sub-signals wherein one sub-signal comprises a substantial amount of total energy of the sub-signals; sub-signals that do not arrive to the apparatus in consecutive chip time units; sub-signals that arrive to the apparatus in two or more clusters; sub-signals that arrive to the apparatus from more than one antenna (with respect to figure 10, the hilly terrain power delay profile model, with respect to figure 11, the typical urban power-delay profile model, with

Art Unit: 2611

respect to figure 12, the equalization test power-delay profile model, paragraph 0095, 0100, and 0103).

(3) Regarding claim 10:

Liang et al discloses a method comprising:

receiving a multi-path signal profile (paragraph 0039, liens 5-9, claim 9 in page 12);

determining attributes of the multi-path signal profile (different power delay profile as discloses in fig. 10-12, the intelligent cluster analyzer 505 generates information regarding the number of SEs 508, and the filter length and the reference timing of the SEs 508, paragraph 0094, lines 1-6); and

operating two or more adaptive equalizers (508A – 508C in figure 5), computational resources of the two or more adaptive equalizers, and operational blocks interconnecting said two or more adaptive equalizers according to said attributes of the multi-path signal profile (the intelligent cluster analyzer 505, which in turn process all inputs and is connected and provides input to the multiple SEs 508 and multiple TADs 510 paragraph 0074, lines 16-20, the intelligent cluster analyzer 505 generates information regarding the number of SEs 508, and the filter length and the reference timing of the SEs 508, paragraph 0094, lines 1-6, paragraph 0075, lines 21-30, also the intelligent cluster analyzer 505 generate inputs to the C time alignment and despreader 510 as shown in figure 5, paragraph 0074, lines 16-50).

5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

6. Claim 9 is rejected under 35 U.S.C. 103(a) as being unpatentable over Ueda (US 5,644,597) in view of Yang (US 6,763,074 B1).

Ueda discloses all the subject matter as discuss in claim 1 except wherein a two-stage configuration of the apparatus comprises a default mode.

However, Yang discloses wherein a two-stage configuration of the apparatus comprises a default mode (step 1600 in figure 16, the default mode is selected from a plurality of possible modes of operation, column 10, lines 17-20).

It is desirable wherein a two-stage configuration of the apparatus comprises a default mode because at least the output of a detector appears at the output of the multiplexor and if the same detector is selected, the system can continue with the preselected default detector (column 1, line 65 – column 2, line 5). Therefore, it would have been obvious to one of ordinary skill in the art at the time of invention to employ the teaching of Yang in the system of Ueda to provide a more efficient system.

7. Claim 21 is rejected under 35 U.S.C. 103(a) as being unpatentable over Ueda (US 5,644,597) in view of Juan (US 5,642,382).

Ueda discloses all the subject matter as discussed in claim 17 except the system further comprising means for sharing computational resources of the two or more adaptive equalizers.

However, Juan discloses a system that share a single set of arithmetic operators between filters of the equalizers (column 2, lines 4-10).

It is desirable to share computational resources of the two or more adaptive equalizers because it can reduce hardware requirement and lower production cost (column 2, lines 4). Therefore, it would have been obvious to one of ordinary skill in the art at the time of invention to employ the teaching of Juan in the system of Ueda to lower the production cost.

Allowable Subject Matter

8. Claims 5, 8, 11-15, and 18 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Conclusion

9. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Smee et al. (US 7,027,503 B2) discloses a receiver with decision feedback equalizer and linear equalizer. Korn (US 5,670,916) discloses adaptive equalizer circuit including multiple equalizer units. Potter (4,811,360) discloses

Art Unit: 2611

apparatus and methods for adaptively optimizing equalization delay of data communication equipment.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Siu M. Lee whose telephone number is (571) 270-1083. The examiner can normally be reached on Mon-Fri, 7:30-4:00 with every other Friday off.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Chieh Fan can be reached on (571) 272-3042. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Siu M Lee
Examiner
Art Unit 2611
9/17/2007


CHIEH M. FAN
SUPERVISORY PATENT EXAMINER